Specifying and validating memory protocols for chip generators