Energy, latency, and silicon area trade-off analysis for tinyML compute architectures